HW-V5-ML561-UNI-G【PDF 10/140 页】EVALUATION PLATFORM VIRTEX-5

您好，
买卖IC网欢迎您。
请登录
免费注册

6页 7页 8页 9页 [10页]11页 12页 13页 14页

Preface: About This Guide

Hardware Measurements

Inter-Symbol Interference

(ISI)

Noise Margin

Overshoot / Undershoot

Margin

Simulation Correlation

VIH(ac)-min

VIH(dc)-min

VIL(ac)-max

VIL(dc)-max

These measurements are the actual real-time measurements of an eye diagram and a

segment of the test pattern (PRBS6) waveform captured on ML561 hardware at the

designated probe point using an Agilent scope.

As the frequency of operation increases, the signal delay is affected by the data pattern

that precedes the current data bit. This is called the inter-symbol interference (ISI) effect.

All testing is performed with a pseudo-random bitstream (PRBS) of order 6, that is,

PRBS6. ISI is the jitter represented by the eye at all four voltage thresholds. The worst

of the following two sum values are listed in this table:

? Sum of ISI at VIH(ac)-min and VIH(dc)-min

? Sum of ISI at VIL(ac)-max and VIL(dc)-max

This is the noise margin available at the receiver. Measurements are taken at the AC

voltage levels as the minimum vertical opening of the eye in the vicinity of the center

of the bit period. Ideally, the input voltage needs to remain above the DC voltage

specifications. However, by considering the AC voltage specifications for the nominal

voltage level for VREF, these measurements are more conservative values that also

include the effects of VREF variations.

? VIH margin: Difference between the top of the eye opening and VIH(ac)-min

? VIL margin: Difference between VIL(ac)-max and the bottom of the eye opening

These measurements are performed in stand-alone fashion for the signal under test.

Thus no consideration of crosstalk or Simultaneously Switching Output (SSO) effects

are accounted for.

Overshoot margin is the difference between the maximum allowable VIH per JEDEC

specification and the maximum amplitude of the measured eye. Similarly, undershoot

margin is the difference between the minimum amplitude of the measured eye and the

minimum allowable VIL value per JEDEC specification. For both SSTL18 and 1.8V

HSTL specifications:

? VIH(max) < (VDDQ + 300 mV) = (1.8 + 0.3)V = 2.1V

? VIL(min) > -300 mV = 0.3V

Note: VIH(max) must not exceed 1.9V for all Micron Parts.

The BoardSim utility of the HyperLynx simulator is used to extract the IBIS schematics

of the same signal net for which hardware measurements are made. To replicate the

hardware measurement probe set up at the probe point, a 0.5 pF probe capacitance is

added based on Agilent probe loading specifications to the extracted IBIS schematics of

the memory signal. For the FPGA devices soldered on the ML561 board under test, the

process corner (slow, typical, or fast) is not known. Thus simulation is performed for all

three corners (slow-weak, typical, and fast-strong), and the results of the case that best

fits with hardware measurement is selected for tabulation.

This term is the minimum input level at which the receiver must recognize input logic

High.

When the input signal reaches VIH(ac)-min, the receiver continues to interpret the

input as a logic High as long as the signal remains above this voltage. (This parameter

is basically the hysteresis for a logic ‘1’.)

This term is the maximum input level at which the receiver must recognize input logic

Low.

When the input signal reaches VIL(ac)-max, the receiver continues to interpret the input

as a logic Low as long as the signal remains below this voltage. (This parameter is

basically the hysteresis for logic ‘0’.)

R

10

Virtex-5 FPGA ML561 User Guide

UG199 (v1.2.1) June 15, 2009

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

*

*

*

相关PDF资料

I-JET JTAG ARM DEBUGGING PROBE

IAC24A INPUT MODULE AC 5MA 24VDC

IAC5EQ INPUT MODULE AC 10MA 5VDC

IB8RM SURGE SUPP 8OUT 12'CORD W/REMOTE

IBAR12-20T SURGE SUPPRSSR 20A 12OUT RACKMNT

IBAR12/20ULTRA SURGE SUPPRSSR 20A 12OUT RACKMNT

IBAR12ULTRA SURGE SUPPRSSR 15A 12OUT RACKMNT

IBAR12 SURGE SUPPRSSR 15A 12OUT RACKMNT

相关代理商/技术参数

HW-V5-ML561-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等）系列:Virtex®-5 LXT 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA

HW-V5-PCIE2-UNI-G 功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等）系列:Virtex® -5 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板，软件，4x4 键盘，光学拨轮，QVGA 触摸屏 LCD 和 40G 硬盘配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA

HW-VID-KIT 功能描述:可编程逻辑 IC 开发工具 Lattice Video Interface Kit RoHS:否制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:

HW-VL1 制造商:IDEC CORPORATION 功能描述:BARRIER

HW-VL2 制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR

HW-VL3 制造商:IDEC Corporation 功能描述: 制造商:IDEC Corporation 功能描述:Replacs TW-VL3 FNGR SAF

HWW-X030T-10015Z-H1 制造商:P-TEC 制造商全称:P-tec Corporation 功能描述:X30T RGB LED Wall Washers

HWW-X030T-10015Z-H2 制造商:P-TEC 制造商全称:P-tec Corporation 功能描述:X30T RGB LED Wall Washers